

Figure 1




Figure 2

STATUS REGISTER FORMAT




Figure 3




Figure 4




Figure 5




Figure 6

600

Mnemonic	Function
BICC0	Bit Clear Coprocessor Zero
BISC0	Bit Set Coprocessor Zero
DBICC0	Doubleword Bit Clear Coprocessor Zero
DBISC0	Doubleword Bit Set Coprocessor Zero

Figure 7

Bit Clear to Coprocessor 0

700

31	26	25	21	20	16	15	11	10	3	2	0
COP0	MT		rt		rd		lop		0		sel
010000	00100						01		0 0000 0		
6	5		5		5		2		6		3

Bit Set to Coprocessor 0

702

31	26	25	21	20	16	15	11	10	3	2	0
COP0	MT		rt		rd		lop		0		sel
010000	00100						10		0 0000 0		
6	5		5		5		2		6		3

Double Bit Clear to Coprocessor 0

704

31	26	25	21	20	16	15	11	10	3	2	0
COP0	MT		rt		rd		lop		0		sel
010000	00101						01		0 0000 0		
6	5		5		5		2		6		3

Double Bit Set to Coprocessor 0

706

31	26	25	21	20	16	15	11	10	3	2	0
COP0	MT		rt		rd		lop		0		sel
010000	00101						10		0 0000 0		
6	5		5		5		2		6		3

Figure 8

